

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

① **BLACK BORDERS**

- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS

② **BLACK OR VERY BLACK AND WHITE DARK PHOTOS**

- GRAY SCALE DOCUMENTS


**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**



## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>5</sup> : <b>H04N 3/15, H01L 27/146</b>		<b>A1</b>	(11) International Publication Number: <b>WO 91/04633</b>
			(43) International Publication Date: 4 April 1991 (04.04.91)
(21) International Application Number: PCT/GB90/01452		(74) Agents: McCALLUM, William, Potter et al.; Cruikshank & Fairweather, 19 Royal Exchange Square, Glasgow, G1 3AE (GB).	
(22) International Filing Date: 20 September 1990 (20.09.90)			
(30) Priority data: 8921538.8                      23 September 1989 (23.09.89) GB 9009332.9                      26 April 1990 (26.04.90) GB		(81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent)*, DK (European patent), ES (European patent), FR (European patent), GB, GB (European patent), IT (European patent), JP, LU (European patent), NL (European patent), SE (European patent), US.	
(71) Applicant (for all designated States except US): VLSI VISION LIMITED [GB/GB]; Technology Transfer Centre, King's Buildings, Mayfield Road, Edinburgh EH9 3JL (GB).		Published <i>With international search report.          Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>	
(72) Inventor; and (75) Inventor/Applicant (for US only) : DENYER, Peter, Brian [GB/GB]; 91 Colinton Road, Edinburgh EH10 5DF (GB).			
(54) Title: I.C. SENSOR			



## (57) Abstract

An integrated circuit image array sensor is described in which charge sensing circuitry is implemented within a restricted cell pitch and which performs preliminary charge sensing as close as practicable to the cell site. The compact array is realised by incorporating a charge sensing amplifier (20) at the top of each array bit-line (18). Each charge sensing amplifier (20) has two amplification stages (34, 36); the first stage (34) performs preliminary detection of the charge accumulating in a cell (32) in response to incident radiation by converting this to a voltage which is stored capacitively prior to read-out, and the second stage (36) produces the required output. The circuit design is described as realised on CMOS but can be realised in a number of different fabri-

## DESIGNATIONS OF "DE"

Until further notice, any designation of "DE" in any international application whose international filing date is prior to October 3, 1990, shall have effect in the territory of the Federal Republic of Germany with the exception of the territory of the former German Democratic Republic.

### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	ES	Spain	MC	Monaco
AU	Australia	FI	Finland	MG	Madagascar
BB	Barbados	FR	France	ML	Mali
BE	Belgium	GA	Gabon	MR	Mauritania
BF	Burkina Faso	GB	United Kingdom	MW	Malawi
BG	Bulgaria	GR	Greece	NL	Netherlands
BJ	Benin	HU	Hungary	NO	Norway
BR	Brazil	IT	Italy	PL	Poland
CA	Canada	JP	Japan	RO	Romania
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	LI	Liechtenstein	SN	Senegal
CM	Cameroon	LK	Sri Lanka	SU	Soviet Union
DE	Germany	LU	Luxembourg	TD	Chad
DK	Denmark			TG	Togo
				US	United States of America

I.C. SENSOR

The present invention relates to the design of integrated circuits for realising array image sensors in standard integrated circuit technology.

Solid state image sensors are presently realised in two common forms:

Charge Coupled Devices and MOS diode arrays. Both forms require specialised fabrication processes to suit them for image sensing and both forms also require substantial electronic circuits external to the sensing chip in order to drive the arrays and to process the output signal. A complete sensor subsystem therefore typically requires an assembly of many components (often between 10 and 100 components to realise a simple camera function) with consequent implications of high production costs, power consumption and physical size.

Diode array sensors are commonly based on a two dimensional array of photodiodes implemented as the reverse-biased semiconductor junctions of the type normally used to form the source and drain regions of MOS transistors. A high reverse bias is applied (typically of the order of 3 volts or greater) and the diode then is electrically isolated and exposed to light or other radiation to be detected. Incident radiation

increases the reverse-bias leakage current to the diode and this current is effectively integrated on the reverse-bias capacitance of the isolated junction causing a reduction in the reverse-bias potential. The use of such techniques for conversion of radiation to electronic charge and potential is well known and practiced. In particular this technique is used in MOS diode array type sensors. In these sensors a single MOS transistor controls access to the diode for the purpose of writing to the cell (that is, resetting to a high reverse-bias) and reading from it by connecting the diode to a bit-line (ie sense line or column line) and thence ultimately to charge-sensing circuits which convert the charge stored within the cell to an output voltage.

Typically the array is accessed in scan-line format whereby the array is read as consecutive rows, and within each row by consecutive pixels. This process is also commonly practiced and involves enabling each row of cells by a "word-line" which is connected in common to the access transistor gates of all cells in the row. Digital circuitry is used to generate and to drive the necessary pattern of word-line signals. Normally this circuitry may take the form of a shift register. As each word-line is enabled, one row of cells is connected to bit-lines and thereby to peripheral circuitry at the

top of the array. Further digital circuitry produces enabling signals that control analogue switching or sense circuitry to enable the signals on consecutive bit-lines to be connected to the output. Again the shift-register function may be used to realise the digital circuitry.

In order to realise a compact array it is desirable to maintain a small cell pitch, typically 20 microns or less horizontally and vertically, although the cell aspect ratio need not be square. This small pitch poses significant design problems in realising the vertical and horizontal scan register circuit and it is also a serious constraint on the realisation of analogue sense and switching circuitry located at the top of each bit line.

For these reasons it has been conventional practice for MOS array sensors to include only a simple analogue switch (for example, a MOS pass-transistor) to enable the bit-line to be connected to a common read out line and thence to a common charge sense amplifier. The requirements of the sense amplifier in the terms of sensitivity, dynamic range and speed are quite formidable considering the small charge originally resident at the cell site within the array, that the amplifier is required to sense. The design of such an

amplifier can therefore become quite sophisticated and the present common practice is to realise such an amplifier in external circuitry.

Therefore this sensing amplifier and the tenuous connection to it becomes a critical factor in limiting the performance of the sensor system.

An object of the present invention is to overcome at least one of the aforementioned disadvantages.

This is achieved by including an analogue charge sense amplifier within the amplifying circuit at the top of each bit-line. The analogue charge sensor amplifier includes two basic amplification stages. A first amplifier stage performs a preliminary detection of the charge accumulated in the cell and converts this charge to a voltage which is capacitively stored prior to read out. The voltages are read out to a second amplifier stage which produces the required output.

According to one aspect of the invention there is provided an integrated circuit for use as an image array sensor, said integrated circuit comprising,

a two-dimensional array of sensing cells, each sensing cell having a photodiode and a transistor for reading



from and writing to the photodiode,

horizontal and vertical scan means coupled to each cell in the array for scanning each cell row and cell column of the array,

analogue switch means connected between each column and the horizontal scan means for receiving image data from said cells, each of said analogue switch means being also connected by a common conductor to a sensing amplifier forming the output of the integrated circuit said integrated circuit being characterised in that:-

each of said analogue switch means includes first charge sensing amplifier means which provides a preliminary detection of charge created on each cell in response to radiation impinging thereon by converting the detected charge to a voltage using a first charge integrating circuit and capacitively storing the voltage in storage means, in the form of a charge corresponding to the cell charge, that second charge sensing amplifier means are selectively coupled via a switch to said storage means for providing an output signal to the off-circuit read device, said output signal being a voltage proportional to the charge in said first storage means.

Conveniently, the cell being "read" is reset using a

signal from the vertical scan means and signals generated off-circuit of the array whilst being isolated from the signal stored in the storage means.

Conveniently the second charge sensing amplifier means is a second charge integrating circuit.

Preferably also the first charge integrating circuit comprises an inverter consisting of two transistors arranged to provide negative gain and at least one capacitor located between input and output terminals of the inverter to provide charge integration via negative feedback to provide a voltage at an output of the inverter. Alternatively, the inverter consists of one transistor and one resistor or an operational amplifier and at least one capacitor.

The integrated circuit may be fabricated using a technology selected from the group consisting of CMOS, PMOS, NMOS, Bipolar, BiMOS, BiCMOS or amorphous silicon technologies.

According to another aspect of the invention as provided a method of detecting radiation incident upon an image sensor fabricated using integrated circuit technology in which the integrated circuit comprises a two dimensional array of image sensing cells, each image sensing cell having a photodiode and a transistor for reading to and

writing from the photodiode, horizontal and vertical scan means coupled to each cell in the array for scanning each cell row and cell column in the array, and analogue switch means connected between each column and said horizontal scan means for receiving image data from each of said cells, each of said analogue switch means being also connected by a conductor to a sensing amplifier having its output connected to an external read-device for reading image signals from said sensing amplifier, said method being characterised by the steps of:-

modifying each analogue switch to incorporate a charge sense amplifier capable of reading a specific cell by generating a voltage to balance charge in the cell created in response to incident radiation,

storing the voltage capacitively in the charge sense amplifier in the form of a charge corresponding to the cell charge, and

reading out the capacitively stored information in the charge sense amplifier to an output amplifier.

Conveniently when the voltage is capacitively stored in said sense amplifier, the cell is isolated from the storage means using a switch which is actuated in

response to off-circuit signals;  
and during the period when the cell is isolated the cell is reset by a combination of signals from the horizontal scan line and off-circuit signals.

These and other aspects of the present invention will become apparent from the following description when taken in combination with the accompanying drawings in which:-

Fig. 1 depicts the architecture of an array image sensor incorporating an analogue charge sense amplifier in accordance with an embodiment of the present invention;

Fig. 2 depicts a circuit diagram of a complete analogue circuit for each charge amplifier incorporating a charge sense amplifier in accordance with an embodiment of the present invention;

Fig. 3 depicts timing waveforms for the operation of the circuitry shown in Fig. 2 of the drawings, and

Figs. 4a, b, c and d are circuit diagrams of column sense amplifiers for use in CMOS, nMOS, Bipolar and BiMOS technologies respectively and Fig. 4e is a diagram of the operational amplifier used.

Reference is first made to Fig. 1 of the drawings which depicts an array image sensor generally indicated by reference 10 which consists of an array of pixels 12 laid out in generally rectangular format in rows and columns. Each pixel 12 in a row is connected to a common horizontal line called a word-line 14 and each word line is connected to digital circuitry 16 which is used to generate and drive the necessary pattern of word line signals. This circuitry 16 generally takes the form of a shift register. Each vertical column of pixels is connected to a common conductor known as a bit-line 18 which is connected to a respective analogue switch sense amplifier circuit 20. In the case of the present embodiment, as will be later described in detail, each amplifier 20 includes the novel charge sense amplifier circuit. Amplifiers 20 are identical and only one will be described in detail for clarity although it will be understood that the description is applicable to all other such amplifiers.

The amplifier 20 has two inputs 19, 21 and one output 22. The input 21 coupled to a common digital circuit 24 which produces enabling signals that control the analogue or sense amplifier circuits 20 to enable the signals on consecutive bit-lines to be connected to the output of the array image sensor 10. Conveniently the digital circuitry 24 is realised by a shift register.

The output of each amplifier 20 is connected to a common conductor 26 which functions as a common read out line and which is connected to a sense amplifier 28. The amplifier 28 has an output 30 from which the output of the integrated circuit is taken and the operation of this will be later described in detail with reference to Figs. 2 and 3 of the drawings.

Reference is now made to Fig. 2 of the drawings which is circuit diagram of the analogue circuit chain including an image integration cell generally indicated by reference numeral 32, a column sense amplifier generally indicated by reference numeral 34 and an output amplifier generally indicated by reference numeral 36. The image integration cell 32 is a pixel 12 which is connected to a word line 14 and to a bit line 18. Each pixel or image integration cell 32 consists of a diode 40 coupled to a transistor 42.

The column sense amplifier 34 consists of a transistor 44 and an invertor circuit generally indicated by reference numeral 46. The design of stage 46 is important to the success of the circuit in this embodiment and it is centered on a CMOS invertor realised by transistors 48 and 50 which provides a negative gain of the order of -100. A capacitor 52 is connected between the bit-line 18 and the output 54 of

the inverter circuit 46 which provides charge integration on bit-line 18 via negative feedback to produce a voltage at node 54 because this arrangement acts as an integrating circuit and the integrator is reset prior to each sensing operation by transistor 58 which balances the inverter 48, 50 within its high-gain operating region. Once the bit-line charge has been sensed in this manner and the voltage, as a result, has stabilised at node 54, the voltage is then sampled through a transmission gate formed by transistors 60, 62 onto a capacitor 64 where it is stored temporarily. Under the control of read-out signal 66 acting through transistor 68 the voltage stored in capacitor 64 is connected to read-out line 26 and then to the second amplifier stage 36.

Amplifier stage 36 also operates in a charge sensing mode using the inverter provided by transistors 70, 72 which are connected in an identical manner to the transistors of inverter 46. Negative gain is also provided and a capacitor 74 integrates the charge of negative feed back and the transistor 76 serves to reset the integrator in the same way as transistor 58 of inverter 46, by balancing the transistors 70, 72 of the inverter prior to the output of each sample.

The operation of the circuitry shown in Fig. 2 will be

best described with reference to also Fig. 3 of the drawings. In the timing waveforms for the operation of Fig. 2 the first part of the waveforms relates to the column sense amplifier 34 and the second part of the waveforms relates to the output of amplifier 36.

In operation the sense amplifier 34 is reset by turning on transistor 58 (Fig.3a). Transistors 48 and 50 of inverter 46 balance to a potential to around  $V_{DD}/2$  and this potential is also driven on to the bit-line 18.

The sense operation is enabled, as seen in Fig. 3b, by first turning off transistor 58 and then turning on transistor 42 via the word-line 14. Negative feedback in the sense amplifier maintains the bit-line potential by adjusting the potential across the capacitor 52 to source or sink charge as necessary. Thus the potential of the cell diode is brought to the balance potential as seen in Fig.3c, and the transfer charge necessary to achieve this is provided by capacitor 52, which integrates the net charge movement and provides a residual potential at node 54 in proportion to the charge detected.

Once the inverter 46 has settled, the voltage on node 54 is sampled (Fig.3d) by activating transistor 62 and the result is held on capacitor 64 as shown in Fig.3e. The diode 40 within image sensing cell is then reset by



forcing a high voltage on the bit line 18 via transistor 44 whilst the word-line 14 is still activated (Fig.3f). The word line 14 is then turned off trapping the reset value on diode 40 and enabling it to recommence integration. Thus the sense amplifier 32 is then ready to commence its operational cycle. Within each cycle, the value stored on the capacitor 64 is scanned out and the information in the vertical shift register is shifted by one row to enable the sense operation to commence again at the next row in the array.

The value on capacitor 64 is scanned out under the control of read-out transistor 68 to output amplifier 36. As with inverter 46, the transistors 70, 72 balance to a potential of around  $V_{dd}/2$  (Fig.3g). The sense operation is enabled in the same way by turning off transistor 76 and turning on transistor 68 (Fig.3h). Negative feedback results in the potential being adjusted across the capacitor 74 so that the potential across amplifier is brought to the balance potential (Fig.3i). Capacitor 74 integrates the charge to provide an output potential at node 77 in the same way as with sense amplifier 34. The potential at node 77 is the output corresponding to the initial charge on the cell 32.

It will be appreciated that using a contemporary

two-micron CMOS process the sense amplifiers 34 perform charge detection and produce a steady output voltage within approximately 6 micro-seconds with a V<sub>dd</sub> supply of 5 volts and a signal range at the output of the sense amplifier in the range 1.5 to 3.5 volts. The gain of the sense amplifier 34 is controlled by the value of the feedback capacitor 52. If the gain of the inverter amplifier 46 is sufficiently high then the gain of the whole sense amplifier 34 depends to first order only on the value of the feed back capacitor 52. Under this assumption

$$\Delta V_{out} = \frac{\Delta Q}{C_x}$$

where  $\Delta Q$  is the change in bit-line charge caused by opening the cell access transistor.

The circuit hereinbefore described is reasonably immune to column-to-column variations in sensitivity because the dominant gain factor is provided by capacitor 52 and this can be well matched between columns within one chip, although its absolute value may vary significantly between chips. The other predominant source of variation is caused by differences in the inverter amplifier characteristics, and especially threshold variations in transistors 48 and 50, which affect the balance potential. These variations can of the order of

several millivolts typically and their effect is minimised by using the largest practical voltage range of node 54.

It will be appreciated that various modifications may be made to the embodiment hereinbefore described without departing from the scope of the invention. Within the column sense amplifier automatic gain control may be used to improve black image quality and the capacitor 52 need not be a single capacitor. Several values of the capacitor 52 could be provided during manufacture and then the appropriate value of the capacitor selected for performing charge integration for that particular amplifier. These values of capacitors would differ by discrete amounts. This could also be applicable to the capacitor 74 in amplifier 36. It will also be appreciated that the outputs of amplifiers 20 may be processed in parallel instead of serially as herinbefore described.

Figs. 4a-e depict alternative forms of invertor for use with the column sense amplifiers for different technologies; invertors for CMOS, nMOS, Bipolar and BiMOS are shown as is the operational amplifier which could also be used.

An advantage of the present arrangement is that the

circuitry is able to be implemented within a restricted cell pitch and performs successful preliminary charge sensing as close as practicable to the cell site. Furthermore the power and area is kept low in the part of the design that is repeated many times and the problem of amplifying mismatching due to process variations has been minimised. A further advantage of the described embodiment is that only those components available in common CMOS technology are used and the circuits operate within the normal breakdown potential of this technology, with a nominal supply voltage at or around 5 volts.

In addition, when the array sensors are realised in this technology, further system functions can be designed and integrated on the same silicon chip.

CLAIMS

1. An integrated circuit for use as an image array sensor, said integrated circuit comprising,
  - a two-dimensional array of sensing cells, each sensing cell having a photodiode and a transistor for reading from and writing to the photodiode,
  - horizontal and vertical scan means coupled to each cell in the array for scanning each cell row and cell column of the array,
  - analogue switch means connected between each column and the horizontal scan means for receiving image data from said cells, each of said analogue switch means being also connected by a common conductor to a sensing amplifier forming the output of the integrated circuitsaid integrated circuit being characterised in that:-
  - each of said analogue switch means includes first charge sensing amplifier means which provides a preliminary detection of charge created on each cell in response to radiation impinging thereon by converting the detected charge to a voltage using a first charge integrating circuit and capacitively storing the voltage in storage means, in the form of a charge corresponding to the cell charge, and that second charge sensing amplifier means are selectively coupled via a switch to said storage means for providing an output signal to the off-circuit read device, said output signal being a voltage proportional to the charge in said first storage

means.

2. An integrated circuit as claimed in claim 1 further characterised in that the cell being "read" is reset using a signal from the vertical scan means and signals generated off-circuit of the array whilst being isolated from the signal stored in the storage means.
3. An integrated circuit as claimed in claim 1 or claim 2 wherein the second charge sensing amplifier means is a second charge integrating circuit.
4. An integrated circuit as claimed in any one of claims 1 to 3 wherein the first charge integrating circuit comprises an inverter consisting of two transistors arranged to provide negative gain and at least one capacitor located between input and output terminals of the inverter to provide charge integration via negative feedback to provide a voltage at the output of the inverter.
5. An integrated circuit as claimed in any one of claims 1 to 3 wherein the first charge integrating circuit comprises an inverter consisting of, one transistor and one resistor, or an operational amplifier arranged to provide negative gain and at least one capacitor located between input and output terminals of the inverter to provide charge integration via negative feedback to provide a voltage at the output of the inverter.
6. An integrated circuit claimed in any preceding claim wherein the integrated circuit may be fabricated using a

technology selected from the group consisting of CMOS, PMOS, NMOS, Bipolar, BiMOS, BiCMOS or amorphous silicon technologies.

7. A method of detecting radiation incident upon an image sensor fabricated using integrated circuit technology in which the integrated circuit comprises a two dimensional array of image sensing cells, each image sensing cell having a photodiode and a transistor for reading to and writing from the photodiode, horizontal and vertical scan means coupled to each cell in the array for scanning each cell row and cell column in the array, and analogue switch means connected between each column and said horizontal scan means for receiving image data from each of said cells, each of said analogue switch means being also connected by a conductor to a sensing amplifier having its output connected to an external read-device for reading image signals from said sensing amplifier, said method being characterised by the steps of:-

modifying each analogue switch to incorporate a charge sense amplifier capable of reading a specific cell by generating a voltage to balance charge in the cell created in response to incident radiation,

storing the voltage capacitively in the charge sense amplifier in the form of a charge corresponding to the cell charge, and

reading out the capacitively stored information in the

charge sense circuit to an output amplifier.

8. A method as claimed in claim 6 further characterised in that when the voltage is capacitively stored in said sense amplifier, the cell is isolated from the storage means using a switch which is actuated in response to timed off-circuit signals;

and during the period when the cell is isolated the cell is reset by a combination of signals from the horizontal scan line and off-circuit signals.






FIG. 2

FIG. 1




FIG. 4




FIG. 3

# INTERNATIONAL SEARCH REPORT

International Application No PCT/GB 90/01452

## I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) <sup>6</sup>

According to International Patent Classification (IPC) or to both National Classification and IPC

IPC<sup>5</sup>: H 04 N 3 /15, H 01 L 27/146

## II. FIELDS SEARCHED

Minimum Documentation Searched <sup>7</sup>

Classification System

Classification Symbols

IPC<sup>5</sup>

H 01 L 27, H 04 N 3, H 04 N 5

Documentation Searched other than Minimum Documentation  
to the Extent that such Documents are Included in the Fields Searched <sup>8</sup>

## III. DOCUMENTS CONSIDERED TO BE RELEVANT <sup>9</sup>

Category <sup>9</sup> Citation of Document, <sup>11</sup> with indication, where appropriate, of the relevant passages <sup>12</sup> Relevant to Claim No. <sup>13</sup>

X

EP, A, -0260954 (CANON KABUSHIKI KAISHA)  
23 March 1988  
see column 1, lines 5-23; column 4,  
lines 26-32; figures 1A,1B,2A

1,7

A

2-6,8

--

A

GB, A, 2044996 (NIPPON HOSO KYOKAI)  
22 October 1980  
see page 5, line 52 - page 6, line  
17; figures 7,8

1-8

\* Special categories of cited documents: <sup>10</sup>

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step

"Y" document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"Δ" document member of the same patent family

## IV. CERTIFICATION

Date of the Actual Completion of the International Search

10th January 1991

Date of Mailing of this International Search Report

28. 01. 91

International Searching Authority

EUROPEAN PATENT OFFICE

Signature of Authorized Officer

M. PEIS

H. Peiz

**THIS PAGE BLANK (USPTO)**